Hardware Implementation of Layermapping and Precoder for 5G NR Transmitter Chain

A Project Report

submitted by

HARISH MANCHE (EE17M078)

in partial fulfilment of the requirements

for the award of the degree of

MASTER OF TECHNOLOGY



DEPARTMENT OF ELECTRICAL ENGINEERING INDIAN INSTITUTE OF TECHNOLOGY MADRAS MAY 2019

THESIS CERTIFICATE

This is to certify that the thesis titled Hardware Implementation of Layermapping

and Precoder for 5G NR Transmitter Chain, submitted by HARISH MANCHE, to

the Indian Institute of Technology, Madras, for the award of the degree of Master of

Technology, is a bona fide record of the research work done by him under our supervi-

sion. The contents of this thesis, in full or in parts, have not been submitted to any other

Institute or University for the award of any degree or diploma.

Dr. Nitin Chandrachoodan

Project Guide Associate Professor Dept. of Electrical Engineering IIT-Madras, 600 036

Place: Chennai

Date: 09.05.2019

Dr. Radha Krishna Ganti

Project Co-Guide Associate Professor Dept. of Electrical Engineering IIT-Madras, 600 036

ACKNOWLEDGEMENTS

I would like to express my sincere gratitude towards several people who enabled me to reach this far with their timely guidance, support and motivation. First and foremost, I offer my earnest gratitude to my guide, **Dr. Nitin Chandrachoodan** whose knowledge and dedication has inspired me to work efficiently on the project and I thank him for motivating me, allowing me freedom and flexibility while working on the project. I would like to thank my co-guide **Dr. Radha Krishna Ganti** who have guided me throughout the project.

ABSTRACT

KEYWORDS:

Vivado HLS, Xilinx SDK, Layermapping, Precoder.

The current trend in digital design is to accelerate the design and developmental cycles

without compromising on verification. One of the key factor underlying the concept is

to raise the abstraction level from the traditional RTL level which are time consuming,

and difficult to debug. HLS tools are an attractive proposition for the rapid prototyp-

ing of the systems and bridges the gap between development times and time to market.

HLS tools automatically transforms the algorithms written in C, C++ to RTL imple-

mentations.

In this thesis I am presenting the implementation of Layermapping and Precoder

blocks of 5G transmit chain using Vivado HLS tool and Xilinx Design Suites including

Vivado IP Integrator and Xilinx SDK. In order to improve the performance of the hard-

ware, various optimizations like data flow, pipelining, array partitioning are used. The

challenge was to achieve the required performance through minimized iteration interval

with minimum resource usage. The hardware generated is successfully integrated with

other blocks in the transmit chain and tested using Zyng Ultrascale evaluation board.

ii

NOTE: Due to confidentiality of 5G Testbed Project, Unable to submit complete details about the project. For further information, contact **Dr. Radha Krishna Ganti**

REFERENCES

- [1] 3rd Generation Partnership Project; Technical Specification Group Radio Access Network; NR; Physical channels and modulation (Release 15) (3GPP TS 38.211 V15.1.0 (2018-03)).
- [2] Xilinx, Vivado Design Suite User Guide High-Level Synthesis (UG902). Xilinx (v2018.1) User Guide, 2018.
- [3] Xilinx, Vivado Design Suite User Guide Implementation (UG904). Xilinx (v2018.1) User Guide, 2018.
- [4] LogiCORE IP Fast Fourier Transform Product Guide (PG109).