

Hardware Implementation of 5G Data Channel Encoder

A Project Report

submitted by

SOWMIKA NANDAMURI

*in partial fulfilment of the requirements
for the award of the degree of*

MASTER OF TECHNOLOGY



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY MADRAS.**

MAY 2019

THESIS CERTIFICATE

This is to certify that the thesis titled **Hardware Implementation of 5G Data Channel Encoder**, submitted by **Sowmika Nandamuri**, to the Indian Institute of Technology, Madras, for the award of the degree of **Master of Technology**, is a bona fide record of the research work done by her under our supervision. The contents of this thesis, in full or in parts, have not been submitted to any other Institute or University for the award of any degree or diploma.

Dr. Nitin Chandrachoodan
Project Guide
Associate Professor
Dept. of Electrical Engineering
IIT-Madras, 600 036

Place: Chennai

Date: 1st May 2019

Dr. Radha Krishna Ganti
Project Guide
Assistant Professor
Dept. of Electrical Engineering
IIT-Madras, 600 036

ACKNOWLEDGEMENTS

I take this opportunity to express my sincere gratitude to several people who helped me directly or indirectly to reach this far.

Firstly, I thank my guide, Dr. Nitin Chandrachoodan for his timely guidance, encouragement and support. I would also like to thank my co-guide Dr. Radha Krishna Ganti for giving me an opportunity to be a part of Indigenous 5G Testbed project. Their knowledge and dedication has inspired me to work efficiently. I am thankful for their valuable suggestions.

I would also like to thank all my 5G lab mates for all those technical discussions which helped me throughout the project. Special thanks to Aniruddh, Rajat and Raghav for helping me with the 5G standards.

I would like to thank the Department of Electrical Engineering, IIT Madras for all the facilities provided.

ABSTRACT

KEYWORDS: 5G, Xilinx, Vivado HLS, ZCU111

Vivado HLS converts the code written in C, C++ and system C languages to RTL implementation which can be synthesized into a Xilinx FPGA. One important advantage of using HLS for designing is the directives available in HLS which allow high performance hardware implementations at a high level abstraction. And development of these modules in HLS takes less time compared to the traditional HDL languages. Verification of timing requirements and resource utilization can also be done on HLS.

In this thesis, I present hardware implementation of 5G Data Channel Encoder which is realized with Vivado HLS tool and verified on Vivado IP Integrator. Both the softwares are from Xilinx. Modules are first designed as per requirements in Vivado HLS. Once the module meets performance requirements it is exported as an IP. These IPs are then integrated and tested on Vivado IP Integrator. Zynq Ultrascale+ RFSoc Evaluation board (ZCU111) from Xilinx is used for verifying functionality of the modules.

CHAPTER 1

Introduction

Data Channel Encoder is the first module in 5G NR physical (PHY) layer which takes in a transport block of data bits of dynamic size delivered from MAC layer and gives out interleaved encoded bits to scrambler. The transport block(TB) is segmented into code blocks(CB) based on the code rate and total no. of bits in the TB, this is called as code block segmentation. Each CB goes through a sequence of steps in the module before being transmitted to the scrambler. After segmentation CRC is attached to each code block separately if there are more than one CB in the TB. CRC attachment is done on each CB to enable error detection. Later it is sent to LDPC (Low-Density Parity Check) encoding for error correction followed by rate matching and bit interleaving modules before sending them to the scrambler module which is the next in the transmitter chain. Data channel encoder enables the detection and thereby correction of errors if any are detected in the receiver chain by LDPC Decoder.

Due to confidentiality issues only abstract is uploaded. Complete thesis has been submitted to Dr. Radha Krishna Ganti. Kindly contact professor for full thesis.

REFERENCES

1. **5G NR: The Next Generation Wireless Access Technology**, by Erik Dahlman, Stefan Parkvall, Johan Sköld
2. 3rd Generation Partnership Project; Technical Specification Group Radio Access Network; NR; Multiplexing and channel coding (Release 15)
3. **Soft-Decision FEC Integrated Block**, LogiCORE IP Product Guide by Vivado Design Suite:PG256 (v1.1); December 5, 2018
4. **ZCU111** Evaluation board user guide