

High Frequency MOSFET Based Three Phase Inverter For Drive Application Using TI's DSC

A Project Report

submitted by

JAGDISH SINGH

*in partial fulfilment of the requirements
for the award of the degree of*

MASTER OF TECHNOLOGY



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY MADRAS.**

May 2016

THESIS CERTIFICATE

This is to certify that the thesis titled **High Frequency MOSFET Based Three Phase Inverter For Drive Application Using TI's DSC**, submitted by **Jagdish singh**, to the Indian Institute of Technology, Madras, for the award of the degree of **MASTER OF TECHNOLOGY**, is a bona fide record of the research work done by him under our supervision. The contents of this thesis, in full or in parts, have not been submitted to any other Institute or University for the award of any degree or diploma.

Dr. N Lakshminarasamma
(Project Guide)
Assistant Professor
Dept. of Electrical Engineering
IIT-Madras, 600 036

Place: Chennai

Date: 24th May 2016

ACKNOWLEDGEMENTS

I would like to express my sincere gratitude to my guide Assistant Professor Dr. N Lakshminarasamma, for her prolific encouragement and guidance. I am grateful to her for her timely advice and constructive criticism which made the course of my project an excellent learning experience.

I would like to thank faculty in Power Electronics group Dr. Krishna Vasudevan, Dr. Kamalesh Hatua, and Dr. Srirama Srinivas for their support during my course work through out my stay in IIT.

I also appreciate the help from Mrs. Jayasudha with the lab facilities and equipment. My appreciation to my fellow students in the Power Electronics laboratory, especially Kedarnath, Nithin, Subhransu, Nirija and Vijaya for spending their invaluable time with me in discussing about the project, goes well beyond words.

I thank my parents for bringing me up with the best education and moral values and for enabling me to pursue my dreams. I would like to extend my thanks to my friends RajKamal, Shubham, Vivek and Madhav for their companionship and encouragement which made my stay in the IIT Madras campus, a memorable one.

ABSTRACT

KEYWORDS: 3 Phase Inverter, BLDC motor Driver Circuitry.

BLDC motors are one of the motors rapidly gaining popularity. It has several advantages over brushed DC motor and Induction motor. To drive a three phase BLDC motor three phase inverter is needed. This project mainly concentrated on design and hardware implementation of three phase inverter with its driver circuitry and protection circuitry. Texas Instruments's TMS320f28335 Digital Signal Controller(DSC) is used to implement algorithm for electronic commutation in BLDC motor which is characterized by trapezoidal back-EMF. Programming of DSC s done in C language with Code Composer Studio (CCS) as its IDE.

TABLE OF CONTENTS

ACKNOWLEDGEMENTS	i
ABSTRACT	ii
LIST OF TABLES	v
LIST OF FIGURES	vii
ABBREVIATIONS	viii
1 INTRODUCTION	1
1.1 Introduction	1
1.2 Classification of Motor	1
1.3 Organization of Project Report	3
2 CONSTRUCTIN AND OPERATION OF BLDC MOTOR	4
2.1 Construction of BLDC motor	5
2.2 Opertaion of 3 Phase BLDC Motor	7
2.2.1 Independent Switching of Power Transistors	9
2.2.2 Complementary Switching of Power Transistors	10
2.3 Commutation	10
2.4 Mathematical Model of BLDC motor	11
3 HARDWARE ORGANIZATION	14
3.1 Introduction	14
3.2 Three phase inverter	15
3.2.1 Mosfet gate driver circuitry	17
3.2.2 Opto-coupler	18
3.2.3 Current sensing	20
3.2.4 Voltage sensing	22
3.2.5 DC Link Capacitor design	22

3.2.6	PCB Layout	23
4	SOFTWARE IMPLEMENTATION AND RESULTS	25
4.1	Introduction	25
4.2	Basic Program Flow Chart	28
4.3	GPIO Initialization	29
4.4	ePWM Initialization	30
4.5	Interrupt and ADC Initialization	34
4.6	Experimental Results With Resistive Load	36
4.7	Experimental Results For Motor Load	39
5	CONCLUSION	43
A	Driver Board Layout And Schematics	44
B	Power Board Layout And Schematics	47
C	C Code For Commutation Sequence For BLDC Motor	49

LIST OF TABLES

1.1	Comparison between BLDC motor and DC motor	2
2.1	Comparison of BLDC and PMSM motors	7
2.2	Commutation Sequence for Clockwise Rotation.	11
2.3	Commutation Sequence for Anticlockwise Rotation.	11
3.1	Design Input specification	15
3.2	Electrical ratings for MOSFET Module(GMM3x60-015X2)	16
3.3	Lead definitions of IR2110	18
3.4	Actual Opto-coupler's truth table(PIN 3 = gnd)	19
3.5	Modified Opto-coupler's truth table(PIN 2= 5V or 3.3V)	20
3.6	ACPLC870 voltage sensor's pin description.	22
3.7	Results for External layer(for 1cm trace length)	24
4.1	Header files and Source code with their functions	27
4.2	GPIO Pin with their description	30
4.3	Configuration Parameter for different ePWM module	32

LIST OF FIGURES

2.1	BLDC motor transverse section	4
2.2	Three Phase BLDC motor.	5
2.3	Rotor Magnets Cross-Sections	6
2.4	Trapezoidal Back EMF	6
2.5	Sinusoidal Back EMF	6
2.6	Three Phase BLDC motor.Ideal back-emf's, phase currents and hall signals.	8
2.7	Three Phase BLDC motor.Ideal back-emf's, phase currents and hall signals.	9
2.8	Independent Switching of Power Transistors.	9
2.9	Complementary Switching of Power Transistors.	10
3.1	Block diagram of hardware implementation	14
3.2	Three phase full Bridge Mosfet Module	15
3.3	Definition of switching times	16
3.4	Typical connection diagram	17
3.5	Opto-coupler between DSC and IR2110	19
3.6	Opto-coupler between DSC and motor hall sensor	19
3.7	The <i>AllegroTM</i> ACS709 current sensor	21
3.8	<i>ACPLC870</i> voltage sensor's functional diagram	22
4.1	Block diagram of TMS320F28335.	25
4.2	Basic program flow chart for setting up TMS320f28335	28
4.3	General purpose Input/Output module for TMS320f28335	29
4.4	Flow diagram of ePWM module	31
4.5	ePWM1A and ePWM1B in Active High Complementary mode with Dead-band of $4\mu s$	33
4.6	Trip-zone module	34
4.7	ADC module in cascade sequencer mode.	35
4.8	Three phase inverter.	36

4.9	Experimental line voltage V_{ab} and phase V_{an} in 180° conduction mode with switching frequency of $50KHz$	37
4.10	Experimental line voltage V_{ab} and phase V_{an} in 180° conduction mode with switching frequency of $100KHz$	37
4.11	Ideal line voltage V_{ab} and phase V_{an} in 180° conduction mode. . . .	37
4.12	experimental waveform line voltage V_{ab} and line current i_a in 180° conduction mode with switching frequency of $50KHz$	38
4.13	Experimental waveform line voltage V_{ab} and line current i_a in 180° conduction mode with switching frequency of $100KHz$	38
4.14	Ideal line voltage V_{ab} and line current i_a in 180° conduction mode. .	38
4.15	Experimental waveform line voltage V_{ab} and V_{bc} in 180° conduction mode with switching frequency of $50KHz$	39
4.16	Experimental waveform line voltage V_{ab} and V_{bc} in 180° conduction mode with switching frequency of $100KHz$	39
4.17	Line voltage V_{ab} and phase current i_a with SPWM technique.	39
4.18	Line voltage voltage V_{ab} and Phase voltage V_{an}	39
4.19	Trapezoidal Back EMF for A phase and B phase, hardware results. .	40
4.20	Trapezoidal Back EMF for A phase and B phase, simulation result .	40
4.21	Back EMF for A phase v/s HALL sensor A, hardware results.	40
4.22	Back EMF for A phase v/s HALL sensor A, simulation result	40
4.23	Hall-A sensor versus Hall-B sensor, hardware results.	41
4.24	Hall-A sensor versus Hall-B sensor, simulation result	41
4.25	Switching of upper MOSFET for phase 1, 2 and 3.	41
4.26	Line Voltage V_{ab} versus line voltage V_{bc}	42
4.27	Hall-a signal versus line voltage V_{ab}	42
4.28	Phase A current versus line voltage V_{ab}	42
A.1	Board layout for driver board in EAGLE Cad.	44
A.2	Schematics for driver board in EAGLE Cad part1.	45
A.3	Schematics for driver board in EAGLE Cad part2.	46
B.1	Board layout for power board in EAGLE Cad.	47
B.2	Schematics for power board in EAGLE Cad.	48

ABBREVIATIONS

BLDC	Brushless Direct Current Motor
PMSM	Permanent Magnet Synchronous Motor
EMI	Electromagnetic Interference
DSC	Digital Signal Controller
PWM	Pulse width Modulation
SPWM	Sinusoidal Pulse width Modulation
ePWM	Enhanced Pulse Width Modulation
ADC	Analogue To Digital Converter
GPIO	General Purpose Input-Output
BEMF	Back Electromotive Force
MOSFET	Metal Oxide Field Effect Transistor
IGBT	Insulated Gate Bipolar Transistor
IC	Integrated Circuit
CMOS	Complementary Metal Oxide Semiconductor
KVL	Kirchoff's Voltage Law
PCB	Printed Circuit Board
EAGLE	Easily Applicable Graphical Layout Editor
CSS	Code Composer Studio
IDE	Integrated Design Environment
RAM	Random Access memory
USB	Universal Serial Bus
I2C	Inter Integrated Circuit
CAN	Control Area Network
TBCLK	Time Base Clock
SYSCLKOUT	System Clock
RPM	Revolution Per Minute

CHAPTER 1

INTRODUCTION

1.1 Introduction

The motor or an electrical motor is a device that has brought about one of the biggest advancements in the fields of engineering and technology ever since the invention of electricity. An Electric motor is an Electric machine which converts electrical energy into mechanical energy. The reverse of this would be the conversion of mechanical energy into electrical energy and is done by an electric generator. The very basic principal of functioning of an electrical motor lies on the fact that force is experienced in the direction perpendicular to magnetic field and the current, when field and current are made to interact with each other.

1.2 Classification of Motor

There are different types of motor have been developed for different specific purposes but electric motors are broadly classified into two categories on basis of their power source type:

- 1)DC motors(driven by DC supply)
- 2)AC motors(driven by AC supply)

AC motors are one which use sinusoidal voltage to drive them where as stiff or constant voltage is require for DC motor. Further AC motor is divided into two parts Asynchronous motor and Synchronous motor, synchronous motors are further divided into BLDC and PMSM. Both BLDC and PMSM use permanent magnet at rotor instead of field winding. BLDC motor is not part of DC machine it require DC power source but finally it require AC wave for operation which is obtained by inverter circuitry. DC motor is divide into two parts commutator based motor and homopolar motors. In this report we will concentrate on BLDC motors only. **Brushed DC** electric motor gener-

ates torque directly from DC power supplied to the motor by using internal commutation, stationary magnets (permanent or electromagnets), and rotating electrical magnets where as **Brush-less** DC motors use a rotating permanent magnet in the rotor, and stationary electrical current/coil magnets on the motor housing for the stator. A motor controller converts DC to AC. This design is mechanically simpler than that of brushed motors because it eliminates the complication of transferring power from outside the motor to the spinning rotor. The motor controller can sense the rotor's position via Hall effect sensors or similar and precisely control the timing, phase of the current in the rotor coils.

The BLDC motor has several advantages over brushed motor. Table 1.1 summarize the advantages of the BLDC motor when compared against DC motor.

Table 1.1: Comparison between BLDC motor and DC motor

<i>Feature</i>	<i>BLDC Motor</i>	<i>Brushed DC Motor</i>	<i>Actual Advantage</i>
Commutation	Electronic commutation based on rotor position information	Mechanical brushes and commutator	Electronic switches replace the mechanical devices
Efficiency	High	Moderate	Voltage drop on electronic device is smaller than that on brushes.
Maintenance	Little/None	Periodic	No brushes/commutator maintenance.
Output Power/Frame Size (Ratio)	High	Moderate/Low	Modern permanent magnet and no rotor losses.
Speed/Torque Characteristics	Flat	Moderately flat	No brush friction to reduce useful torque.
Dynamic Response	Fast	Slow	Lower rotor inertia because of permanent magnets.
Speed Range	High	Low	No mechanical limitation imposed by brushes or commutator.
Electric Noise	Low	High	No arcs from brushes to generate noise, causing EMI problems.
Lifetime	Long	Short	No brushes and commutator.

1.3 Organization of Project Report

Chapter 2 deals with comparison between BLDC and PMSM, construction and operation of 3 phase BLDC motor, mathematical model and type of switching used for power transistor and commutation table for clock wise and anti-clock wise rotation.

Chapter 3 deals with hardware implementation for driver, opto-coupler, voltage sensor and current sensor with their PCB schematic and board layout.

Chapter 4 presents brief introduction of TMS320f28335, its basic program flow chart and various modules used in software implementation like GPIO, ePWM, ADC and Interrupt. Also results are presented with resistive load and motor load .

CHAPTER 2

CONSTRUCTIN AND OPERATION OF BLDC MOTOR

The BLDC motor, figure2.1, is an AC synchronous motor with permanent magnets on the rotor (moving part) and windings on the stator (fixed part). Permanent magnets create the rotor flux and the energized stator windings create electromagnet poles. The rotor (equivalent to a bar magnet) is attracted by the energized stator phase. By using the appropriate sequence to supply the stator phases, a rotating field on the stator is created and maintained. This action of the rotor chasing after the electromagnet poles on the stator is the fundamental action used in synchronous permanent magnet motors. The lead between the rotor and the rotating field must be controlled to produce torque and this synchronization implies knowledge of the rotor position.

On the stator side, three phase motors are the most common. These offer a good com-




Figure 2.1: BLDC motor transverse section

promise between precise control and the number of power electronic devices required to control the stator currents. For the rotor, a greater number of poles usually create a greater torque for the same level of current. On the other hand, by adding more magnets, a point is reached where, because of the space needed between magnets, the torque no longer increases. The manufacturing cost also increases with the number of poles. As a consequence, the number of poles is a compromise between cost, torque and volume.

2.1 Construction of BLDC motor

There are three classifications of the BLDC motor: single-phase, two-phase and three-phase. This discussion assumes that the stator for each type has the same number of windings. The single-phase and three-phase motors are the most widely used. Figure 2.2 shows the simplified cross section of a three-phase BLDC motor.

A **Rotor** consists of a shaft and a hub with permanent magnets arranged to form be-




Figure 2.2: Three Phase BLDC motor.

tween two to eight pole pairs that alternate between north and south poles. Figure 2.3 shows cross sections of three kinds of magnets arrangements in a rotor. There are multiple magnet materials, such as ferrous mixtures and rare-earth alloys. Ferrite magnets are traditional and relatively inexpensive, though rare-earth alloy magnets are becoming increasingly popular because of their high magnetic density. The higher density helps to shrink rotors while maintaining high relative torque when compared to similar ferrite magnets.

The position of the rotor is determined by **Hall sensors** which are normally mounted on the stationary part. Hall sensors are placed 120° apart and six commutation sequences are achieved using possible combinations of three hall sensors. The hall sensor requires DC power source of 5V. The main drawback of using hall sensors is reduced immunity to electromagnetic interference and noises.

There are two types of **Stator** windings: trapezoidal and sinusoidal, which refers to the shape of the back electromotive force (BEMF) signal. The shape of the BEMF is determined by different coil interconnections and the distance of the air gap. As their names indicate, the trapezoidal motor gives a back EMF in trapezoidal fashion and the sinusoidal motor's back EMF is sinusoidal, as shown in Figure 2.4 and Figure 2.5. In




Figure 2.3: Rotor Magnets Cross-Sections




Figure 2.4: Trapezoidal Back EMF




Figure 2.5: Sinusoidal Back EMF

In addition to the back EMF, the phase current also has trapezoidal and sinusoidal variations in the respective types of motor. This makes the torque output by a sinusoidal motor smoother than that of a trapezoidal motor. However, this comes with an extra cost, as the sinusoidal motors take extra winding interconnections because of the coils distribution on the stator periphery, thereby increasing the copper intake by the stator windings.

Permanent magnet synchronous motors can be classified in Brush-less Direct Current Motor (BLDC) and Permanent Magnet Synchronous Motor (PMSM) depending on back-emf profiles. Both BLDC and PMSM motors have permanent magnets on the rotor but differ in the flux distributions and back-emf profiles. To get the best performance out of the synchronous motor, it is important to identify the type of motor in order to apply the most appropriate type of control as described in the next chapters. Table 2.1 compares BLDC with PMSM on various aspects.

Table 2.1: Comparison of BLDC and PMSM motors

<i>BLDC</i>	<i>PMSM</i>
Synchronous machine	Synchronous machine.
Fed with direct currents	Fed with sinusoidal currents.
Trapezoidal BEMF	Sinusoidal BEMF.
Stator Flux position commutation each 60°	Continuous stator flux position variation.
Only two phases ON at the same time	Possible to have three phases ON at the same time.
Torque ripple at commutations	No torque ripple at commutations.
Low order current harmonics in the audible range	Less harmonics due to sinusoidal excitation.
Higher core losses due to harmonic content	Lower core loss.
Less switching losses	Higher switching losses at the same switching freq.
Control algorithms are relatively simple	Control algorithms are mathematically intensive.

2.2 Opertaion of 3 Phase BLDC Motor

The Three phase BLDC motor is operated in two-phase mode, i.e two phases that produce the highest torque are energized while the third phase is off. The voltage must be properly applied to the two phases of the three-phase winding system so that the angle between the stator flux and the rotor flux is kept close to 90° , to get the maximum generated torque. Due to this fact, the motor requires electronic control based on actual rotor angle position for proper operation. The signal from the position sensor (Hall sensor) produces a three digit number that changes every 60° (electrical degrees) as shown in figure 2.6, also shows ideal current and back-emf waveform.

A standard 3 phase power stage is used for the common 3 phase BLDC motor, as illustrated in Figure 2.7. The power stage utilizes six power transistors with switching in either the independent mode or complementary, which are discussed in the following sections.




Figure 2.6: Three Phase BLDC motor. Ideal back-emf's, phase currents and hall signals.




Figure 2.7: Three Phase BLDC motor. Ideal back-emf's, phase currents and hall signals.

2.2.1 Independent Switching of Power Transistors

During independent switching, only two transistors are switched on when current is conducted from the power supply to the phase of the BLDC motor. In one phase, the top transistor is switched on; in the second phase, the bottom transistor is switched on and the third phase is not powered. During freewheeling, all transistors are switched off. Figure 2.8 depicts independent switching.




Figure 2.8: Independent Switching of Power Transistors.

2.2.2 Complementary Switching of Power Transistors

During complementary switching, two transistors are switched on when the phase of the BLDC motor is connected to the power supply. One primary difference occurs during freewheeling. During independent switching, all transistors are switched off. The current continues to flow in the same direction through freewheeling diodes until it falls to zero. In complementary switching, the complementary transistors are switched on during freewheeling, so the current may be able to flow in the opposite direction. Figure 2.9 depicts complementary switching.




Figure 2.9: Complementary Switching of Power Transistors.

2.3 Commutation

Commutation provides the creation of a rotation field. It is necessary to keep the angle between stator and rotor flux close to 90° for a BLDC motor to operate properly. Six-step control creates a total of six possible stator flux vectors. The stator flux vector must be changed at a certain rotor position. The rotor position is usually sensed by Hall sensors. The Hall sensors generate three signals that also comprise six states. Each of Hall sensors states corresponds to a certain stator flux vector. All Hall sensor states with corresponding voltages are illustrated in table 2.2 for clockwise rotation and table 2.3.

Table 2.2: Commutation Sequence for Clockwise Rotation.

<i>Rotorposition</i>	H_a	H_b	H_c	<i>PhaseA</i>	<i>PhaseB</i>	<i>PhaseC</i>
0° -60°	1	0	0	$-V_{DC}$	$+V_{DC}$	NC
60° -120°	1	0	1	NC	$+V_{DC}$	$-V_{DC}$
120°-180°	0	0	1	$+V_{DC}$	NC	$-V_{DC}$
180°-240°	0	1	1	$+V_{DC}$	$-V_{DC}$	NC
240°-300°	0	1	0	NC	$-V_{DC}$	$+V_{DC}$
300°-360°	1	1	0	$-V_{DC}$	NC	$+V_{DC}$

Table 2.3: Commutation Sequence for Anticlockwise Rotation.

<i>Rotorposition</i>	H_a	H_b	H_c	<i>PhaseA</i>	<i>PhaseB</i>	<i>PhaseC</i>
0° - 60°	1	0	0	$+V_{DC}$	$-V_{DC}$	NC
60°-120°	1	0	1	$+V_{DC}$	NC	$-V_{DC}$
120°-180°	0	0	1	NC	$+V_{DC}$	$-V_{DC}$
180°-240°	0	1	1	$-V_{DC}$	$+V_{DC}$	NC
240°-300°	0	1	0	$-V_{DC}$	NC	$+V_{DC}$
300°-360°	1	1	0	NC	$-V_{DC}$	$+V_{DC}$

Commutation allows the movement of the motor where as speed at which the actual rotor is forced to the next position is determined by the strength of this magnetic force, and this is determined by the voltage applied to the stator windings. By using PWMs at a higher frequency than the commutations, the amount of voltage applied to the stator can be easily controlled, therefore the speed of the motor can be controlled.

2.4 Mathematical Model of BLDC motor

Three phase star connected BLDC motor can be described by following four equations:

$$v_a = R(i_a - i_b) + L \frac{d}{dt}(i_a - i_b) + e_a - e_b \quad (2.1)$$

$$v_b = R(i_b - i_c) + L \frac{d}{dt}(i_b - i_c) + e_b - e_c \quad (2.2)$$

$$v_c = R(i_c - i_a) + L \frac{d}{dt}(i_c - i_a) + e_c - e_a \quad (2.3)$$

$$T_e = k_f w_m + J \frac{dw_m}{dt} + T_L \quad (2.4)$$

The symbols v , i and e denote the phase-to-phase voltages, phase currents and back-emf's respectively, in the three phase a , b and c . The resistance R and the inductance L are per phase values and T_e and T_L are the electrical and load torque. J is the rotor inertia, k_f is a friction constant and w_m is the rotor speed. The back-emf's and the electrical torque can be expressed as following:

$$e_a = \frac{k_e}{2} w_m F(\theta_e) \quad (2.5)$$

$$e_b = \frac{k_e}{2} w_m F(\theta_e - \frac{2\pi}{3}) \quad (2.6)$$

$$e_c = \frac{k_e}{2} w_m F(\theta_e - \frac{4\pi}{3}) \quad (2.7)$$

$$T_e = \frac{k_t}{2} [F(\theta_e)i_a + F(\theta_e - \frac{2\pi}{3})i_b + F(\theta_e - \frac{4\pi}{3})i_c] \quad (2.8)$$

where k_e and k_t are the back-emf constant and the torque constant. The electrical angle θ_e is equal to the rotor angle times the number of pole pairs $\theta_e \frac{p}{2} \theta_m$. The function $F(\cdot)$ gives the trapezoidal waveform of the back-emf. One period of this function can be written as

$$F(\theta_e) = \begin{cases} 1 & \text{if } 0 \leq \theta_e < \frac{2\pi}{3} \\ 1 - \frac{6}{\pi}(\theta_e - \frac{2\pi}{3}) & \text{if } \frac{2\pi}{3} \leq \theta_e < \pi \\ -1 & \text{if } \pi \leq \theta_e < \frac{5\pi}{3} \\ 1 + \frac{6}{\pi}(\theta_e - \frac{5\pi}{3}) & \text{if } \frac{5\pi}{3} \leq \theta_e < 2\pi \end{cases}$$

since each voltage equation is linear combination of other two voltage equation so only two equation is needed. By using current equation

$$i_a + i_b + i_c = 0 \quad (2.9)$$

the voltage equations becomes

$$v_{ab} = R(i_a - i_b) + L \frac{d}{dt}(i_a - i_b) + e_a - e_b \quad (2.10)$$

$$v_{bc} = R(i_a + 2i_b) + L \frac{d}{dt}(i_a + 2i_b) + e_b - e_c \quad (2.11)$$

and then complete model become

$$\begin{pmatrix} i'_a \\ i'_b \\ w'_m \\ \theta'_m \end{pmatrix} = \begin{pmatrix} \frac{-R}{L} & 0 & 0 & 0 \\ 0 & \frac{-R}{L} & 0 & 0 \\ 0 & 0 & \frac{-R}{L} & 0 \\ 0 & 0 & 0 & \frac{-R}{L} \end{pmatrix} \begin{pmatrix} i_a \\ i_b \\ w_m \\ \theta_m \end{pmatrix} + \begin{pmatrix} \frac{2}{3L} & \frac{1}{3L} & 0 \\ \frac{-1}{3L} & \frac{1}{3L} & 0 \\ 0 & 0 & \frac{1}{J} \\ 0 & 0 & 0 \end{pmatrix} \begin{pmatrix} v_{ab} - e_{ab} \\ v_{bc} - e_{bc} \\ T_e - T_L \end{pmatrix}$$

CHAPTER 3

HARDWARE ORGANIZATION

3.1 Introduction

Figure 3.1 depict hardware implementation of hall sensed three phase bldc motor with Texas instrument TMS320f28335 as it DSC and voltage source inverter. Whole hardware circuitry is divided into two PCB board, first PCB contain driver circuitry for mosfet, power input port for IC powering, isolation circuitry. Second board contain three phase inverter with MOSFET as switching device, current sensor for current sensing and over current protection signal, Digital AND gate to merge all fault signal to a single fault signal. Two different PCB is used to separate low power component from high power component. To carry signal from Driver PCB board to power PCB board or other way ribbon cable is used. Hardware contain both surface mount and dip package for IC's placement. Dip package is used for MOSFET driver, Digital AND gate and opto-coupler. for current sensor and 3 phase inverter surface mount package is used. Main electric power to power hardware is obtained from DC power supply. Each component and its application here is explained in brief. Table 3.1 shows input design specification which is used to select MOSFET module and other circuitry.




Figure 3.1: Block diagram of hardware implementation

Table 3.1: Design Input specification

<i>Parameter</i>	<i>Value</i>
Motor's power rating	80 Watt
Motor's voltage rating	24 V
Current rating	4.43 A
DC bus ripple	3 %
PWM switching frequency	100Khz

3.2 Three phase inverter

Three phase inverter module is main part of hardware which handle power to drive motor. For our project purpose 6-IN-1 MOSFET (Metal Oxide Semiconductor Field Effect Transistor) based module, GMM3x60-015X2 figure 3.2 from IXYS, is used as switching device instead of IGBT, because they have low $R_{ds\ on}$ value and higher switching frequency. Mosfet based module, which is surface mount package, is selected instead of 6 single MOSFET because of ease in implementation and space management on PCB board. This type of MOSFET module is suitable in automobile industry for electric power steering, starter generator or for low power electric vehicles.




Figure 3.2: Three phase full Bridge Mosfet Module

Table 3.2 shows electrical specification for MOSFET module. $V_{GS(th)}$ is threshold voltage, the minimum gate-to-source voltage differential that is needed to create a conducting path between the source and drain terminals. $R_{DC\ on}$ is on-state resistance of a power MOSFET. Turn-on delay, T_r , is the time taken to charge the input capacitance of the device before drain current conduction can start.

Table 3.2: Electrical ratings for MOSFET Module(GMM3x60-015X2)

<i>Parameter</i>	<i>Value</i>	<i>Units</i>
V_{DSS}	150	V
I_D	25	A
R_{DCon}	19	$m\Omega$
V_{GS}	15	V
$V_{GS(th)}$	4.5	V
Q_g	97	nC
Q_{gs}	29	nC
Q_{gd}	30	nC
T_r	50	ns
T_f	25	ns
E_{on}	0.25	mJ
E_{off}	0.05	mJ
Weight	25	g

Similarly, turn-off delay, T_f , is the time taken to discharge the capacitance after the after is switched off. Q_g represent gate charge require to on-off MOSFET which is provided by MOSFET driver.




Figure 3.3: Definition of switching times

3.2.1 Mosfet gate driver circuitry

In three phase full bridge circuit we have both high side and low side MOSFET to drive such a system we require high-low MOSFET driver IC and for MOSFET ?? with above specification, we choose IR2110 high-low side driver which gives max current of 2 Amp to charge gate of MOSFET. It comes with both surface mount and Dip package for this project we are using Dip package. Its logic input is compatible with both standard CMOS or LSTTL output, down to 3.3v logic. IC require two different power supply VCC(15V) and VDD(5V), first one is termed as Logic supply(MOSFET V_{GS} dependent) and other is used to power driver itself. External electrolytic capacitor is used between VCC and VSS(gnd) as decoupling capacitor to filter out noise in power supply which may affect operation of driver IC.




Figure 3.4: Typical connection diagram

IR2110 require logic input voltage of greater than VSS(gnd) but less than VDD. SD pin(Input) is used to shutdown driver output in case of fault by giving it high signal equals to VDD but in this project we are direct shutdown of PWM signal from DSC itself. D1, C2 (electrolytic capacitor) are part of boost-trap circuitry. A large enough capacitance must be chosen for C2 so that it can supply the charge required to keep MOSFET on for all the time. C2 must also not be too large that charging is too slow and the voltage level does not rise sufficiently to keep the MOSFET on. The higher the on time, the higher the required capacitance. Thus, the lower the frequency, the higher the required capacitance for C2. Resistor R2 and R3 are gate current-limiting resistor. D2 and D3 are zener diodes used between gate and source of high and low MOSFET it used in reverse mode to limit differential voltage between gate and source, values of

these zener diode depend on V_{GS} rating of MOSFET, table 3.2 i.e 15 volt. Resistor R4 and R5 is used give a path to discharge gate charge when MOSFET is turned off. Table shows lead definitions of IR2110

Table 3.3: Lead definitions of IR2110

<i>Symbol</i>	<i>Description</i>
VDD	Logic supply
HIN	Logic input for high side gate driver output (HO), in phase
SD	Logic input for shutdown
LIN	Logic input for low side gate driver output (LO), in phase
VSS	Logic ground
VB	High side floating supply
HO	High side gate drive output
VS	High side floating supply return
VCC	Low side supply
LO	Low side gate drive output
COM	Low side return

3.2.2 Opto-coupler

Opto-coupler or optical isolator, is a component that transfers electrical signals between two isolated circuits by using light. Opto-isolators prevent high voltages from affecting the system receiving the signal. In this project total of nine opto-coupler is used to isolate DSC, i.e TMS320f28335, from power circuitry. Out of these nine, six opto-couplers, shown in figure 3.5, are used to carry gating signal from DSC to driver's input pin, with opto-isolation and other three opto-couplers, shown in figure3.6, are used carry to hall signals from motor hall sensors to DSC with opto-isolation, which is used to generate PWM to make proper commutation.




Figure 3.5: Opto-coupler between DSC and IR2110




Figure 3.6: Opto-coupler between DSC and motor hall sensor

For above description we choose single channel high speed logic gate Opto-coupler, 6N137 from FAIRCHILD semiconductors. According to truth table 3.4 of Opto-coupler when enable is not connect output is negation to input, i.e when input is high output is low and vice-versa.

In this project we did some modification to get same output as input in this configu-

Table 3.4: Actual Opto-coupler's truth table(PIN 3 = gnd)

<i>Input(PIN2)</i>	<i>Enable</i>	<i>Output</i>
H	H	L
L	H	H
H	L	H
L	L	H
H	NC	L
L	NC	H

ration enable pin is in NC mode and a fix 5V voltage is given to pin 2 of Opto-coupler

and input which is to isolate is given to pin 3, truth table of modified circuit is shown in table 3.5.

Table 3.5: Modified Opto-coupler's truth table(PIN 2= 5V or 3.3V)

<i>Input(PIN3)</i>	<i>Enable</i>	<i>Output</i>
H	H	H
L	H	L
H	L	H
L	L	H
H	NC	H
L	NC	L

Resistors R29 and R23 is used limit current through emitter of opto-coupler to 8 mA.

for driver-dsc opto-coupler:

$$3.3V = 8 * 10^{-3} * R$$

$$R = 412.5\Omega$$

for Motor hall-dsc opto-coupler:

$$5V = 8 * 10^{-3} * R$$

$$R = 625\Omega$$

On output side of Opto-coupler decoupling capacitor of value $10\mu F$ and $0.1\mu F$ are to be between used VCC and Gnd to make stiff voltage . In case of drive-dsc opto-coupler VCC is 5V, because it require 5V for driver IC to sense as high input but for Motor hall-dsc opto-coupler VCC is 3.3 V, because 3.3 V is max input voltage limit for DSC.

3.2.3 Current sensing

For current sensing *ACS709* from *AllegroTM* is used, figure 3.7, small surface mount package is used to mount on PCB. It consists of precision linear hall sensor integrated circuit with copper conduction path, applied current flows through this copper conduction path, and the analog output voltage from the Hall sensor IC linearly tracks the

magnetic field generated by the applied current. Resistance for this copper track is less than $1\text{m}\Omega$ so power loss is very low. The voltage on the Over-current Input V_{OC} pin is used to define an over-current fault threshold for the device. When current flowing through the copper conduction path (between the IP+ and IP- pins) exceeds this threshold, fault pin, Pin 19, will transit to logic low state. According to device datasheet to enable fault sensing $Fault_{EN}$ Pin must be greater than $V_{CC} \times 0.8 = 3.2\text{V}$.




Figure 3.7: The *AllegroTM* ACS709 current sensor

Resistor R_H and R_L is used to set voltage on V_{OC} pin, which is to set over-current fault threshold for device. Value for can be calculated as follow:

$$V_{OC} = Sens \times I_{OC}$$

where V_{OC} is in mV, $Sens$ in mV/A i.e is 56mV/A, and I_{OC} over-current tfault switch-point in A, i.e is 10A.

$$V_{OC} = 0.560\text{V}$$

further:

$$V_{OC} = V_{CC} \times \frac{R_L}{R_L + R_H}$$

wher V_{CC} is supply voltage, i.e is 5V.

$$\frac{R_L}{R_L + R_H} = \frac{56}{500}$$

so we choose $R_L = 56\text{k}\Omega$ and $R_H = 444\text{k}\Omega$.

3.2.4 Voltage sensing

For voltage sensing *Avago's ACPL – C870* voltage sensor is used, figure 3.8, output of which is optically isolated. It has input voltage sensing range of 2V and high $1G\Omega$ input impedance, which makes it well suitable for isolated voltage sensing. to sense voltage above 2V, a resistive voltage divider is needed to scale sensing voltage in given range.




Figure 3.8: *ACPLC870* voltage sensor's functional diagram

Voltage gain lies in rang of 0.97 to 1.03. When shut down is enable, i.e $V_{SD} = 5V$, V_{out+} and V_{out-} becomes 0V and 2.46V respectively. Table 3.6 describe pin assignment:

Table 3.6: *ACPLC870* voltage sensor's pin description.

<i>PinNo.</i>	<i>Symbol</i>	<i>Description</i>
1	VDD1	Supply voltage for input side(4.5 V to 5.5 V), relative to GND1
2	VIN	Voltage input
3	SHDN	Shutdown pin (Active High)
4	GND1	Input side ground
5	GND2	Output side ground
6	VOUT-	Negative output
7	VOUT+	Positive output
8	VDD2	Supply voltage for output side(3 V to 5.5 V), referenced to GND2

3.2.5 DC Link Capacitor design

DC-link capacitor is used to obtain a steady bus voltage, electrolytic capacitor is used to filter out low frequency voltage ripple and ceramic capacitor is used to filter out high

frequency voltage ripple. Following expression is used to calculate minimum value of electrolytic capacitor:

$$C_{min} = \frac{I_{motorpeak}}{\Delta V f_s} \quad (3.1)$$

where $I_{motorpeak}$, is the peak motor current i.e 4.43Amp, ΔV is the maximum allowed voltage ripple i.e 0.7V and f_s is the switching frequency i.e 100Khz.

$$C_{min} = 63.2\mu F$$

3.2.6 PCB Layout

As mention in section 3.1, whole hardware circuitry is divided into two PCB board for low power and high power components. For schematics and board layout Easily Applicable Graphical Layout Editor commonly known as *EAGLE* from CadSoft is used. Trace width for signal trace and power trace for PCB for a given current is calculated using formulas from IPC-2221(formely IPC-D-275) which is as follow:

First, the Area is calculated:

$$Area[mils^2] = (Current[Amps]/(k * (TempRise[deg.C]^b)))^{(1/c)} \quad (3.2)$$

Then, the Width is calculated:

$$Width[mils] = Area[mils^2]/(Thickness[oz] * 1.378[mils/oz]) \quad (3.3)$$

Where k, b, and c are constants resulting from curve fitting to the IPC-2221 curves. For internal layers: k = 0.024, b = 0.44, c = 0.725 and external layers: k = 0.048, b = 0.44, c = 0.725.

For this project only external layers is used for traces. Current value is 10Amps and thickness is 3 oz/ft². Ambient temperature is taken as 25°C and temperature rise is as 10°C. By using above formulas and specification require results are as shown in table 3.7 :

Table 3.7: Results for External layer(for 1cm trace length)

<i>Quantity</i>	<i>Value</i>	<i>Unit</i>
Required Trace Width	2.40	mm
Resistance	0.000701	Ohms
Voltage Drop	0.00701	Volts
Power Loss	0.0701	Watts

Actual schematics and board layout for driver board and power board is presented in Appendix A and Appendix B respectively.

CHAPTER 4

SOFTWARE IMPLEMENTATION AND RESULTS

4.1 Introduction

The Texas Instrument's TMS320f28335 is the DSC used for software implementation of motor control, it is member of $C2000^{TM}$ generation. TMS320F28335 has Harvard architecture, i.e. separate memory space and buses for code and data. Figure 4.1 shows block diagram with various peripherals and hardware architecture:




Figure 4.1: Block diagram of TMS320F28335.

For Software implementation *CodeComposerStudio* (CSS) which is Integrated Design Environment (IDE) from Texas Instrument, version 6.0.1, is used with several libraies from *ControlSUITETM* for $C2000^{TM}$ is used.

There are two choices for software implementation, one is C language and the other is Assembly language. In this project C Language is used to implement motor control. DSC is a 32-bit floating processor with max clock rate of 150MHz. DSC has both internal flash (512KB) and on-board RAM (68KB) for standalone control. There are also 88 General Purpose Input/Output (GPIO) pins where some of them have special features such as PWM and Encoder support, for example it has 18 PWM channels, 2 are Quadrature encoder and 6 Event captures. It also has 16 12-bit ADC channels with conversion time of 80ns. It also has communication ports like USB, McBSP, I2C, UART/SCI, SPI, CAN.

To make our work easier we will take advantage of some useful files, which have been created and provided by Texas Instruments so called as Header files, Source file and linker file. Few of them are listed below in table 4.1 with their function:

Table 4.1: Header files and Source code with their functions

<i>Filename</i>	<i>Function</i>
DSP2833x-Device.h	This header file is required to use the header files. This file includes all of the required peripheral specific header files and includes device specific macros and typedef statements.
DSP2833x-Adc.h	ADC register structure and bit-field definitions.
DSP2833x-Adc.c	ADC specific functions and macros.
DSP2833x-CpuTimers.h	CPU-Timer register structure and bit-field definitions.
DSP2833x-CpuTimers.c	CPU-Timer specific functions and macros.
DSP2833x-SysCtrl.h	System register definitions. Includes Watchdog, PLL, CSM, Flash/OTP, Clock registers.
DSP2833x-SysCtrl.c	System control (watchdog, clock, PLL etc) specific functions and macros.
DSP2833x-Gpio.h	General Purpose I/O (GPIO) register structures and bit-field definitions.
DSP2833x-Gpio.c	General-purpose IO (GPIO) specific functions and macros.
DSP2833x-GlobalVariableDefs.c	This file defines all global variable names to access memory mapped peripheral registers.
DSP2833x-DefaultIsr.h	Function prototype statements for the ISRs in DSP2833x-DefaultIsr.c.
DSP2833x-DefaultIsr.c	Shell interrupt service routines (ISRs) for the entire PIE vector table.
28335-RAM-Ink.cmd	28335/28235 memory linker command file. Includes all of the internal SARAM blocks on a 28335/28235 device
DSP2833x-Headers-nonBIOS.cmd	Assigns the peripheral register structure data sections to the proper memory location.

4.2 Basic Program Flow Chart

Figure 4.2 shows basic flow for setting up TMS320f28335, it include both hardware and software initialization.




Figure 4.2: Basic program flow chart for setting up TMS320f28335

In hardware initialization first processor reset itself then initialize various function like stack pointers, registers, clocks and watchdog. After hardware initialization software initialization start and setting are loaded to RAM, settings like PWM frequency, GPIO configuration, ADC channels, interrupt service routine etc comes under software initialization.

4.3 GPIO Initialization

F28335 has total 88 GPIO pin numbered from GPIO0 to GPIO87 and each single physical pin can be used for upto 4 different function by multiplexing technique. There are several register group that we have to define to get required functioning of GPIO pin like register group GPxDIR defines the direction of pin, i.e Input or Output. Clearing a bit position to zero configures the line as an input, setting the bit position to 1 configures the line as an output. Registers GPxDAT is used to read data from input line where as register GPxSET, GPxCLEAR and GPxTOGGLE are used to set high, clear and toggle GPIO respectively. For our projects purpose, few of these GPIO pin are used functioning of them is shown in table 4.2 and figure 4.3 shows GPIO module of DSC.




Figure 4.3: General purpose Input/Output module for TMS320f28335

Table 4.2: GPIO Pin with their description

<i>Pin</i>	<i>Input/output</i>	<i>Discription</i>
GPIO0	Output	ePWM-1A
GPIO1	Output	ePWM-1B
GPIO2	Output	ePWM-2A
GPIO3	Output	ePWM-2B
GPIO4	Output	ePWM-3A
GPIO5	Output	ePWM-3B
GPIO6	Input	HALL A
GPIO8	Input	HALL B
GPIO10	Input	HALL C
GPIO17	Input	Fault singal
GPIO24	Input	eCAPTURE

4.4 ePWM Initialization

F28335 has 6 six independent ePWM modules. In F28335 has two basic operating modes for ePWM system (1) standard ePWM 16-bit mode and (2) 24-bit High Resolution PWM mode (HRPWM). For this project standard ePWM bit mode is used. Each ePWM has two output channel named as EPWMxA and EPWMxB where x represent no from 1 to 6. Each ePWM module ,figure4.4, consists of 7 seven sub-module named as Time-base (TB) module, Counter-compare (CC) module, Action-qualifier (AQ) module, Dead-band (DB) module, PWM-chopper (PC) module, Event-trigger (ET) module and Trip-zone (TZ) module of all 7 seven sub-module is listed in table 4.3. Various registers like TBCTL, CMPA, TBPRD, DBCTL, AQCTLA etc are to be configured to get desired output. To set value for TBPRD following formula is to be used:

$$TBPRD = \frac{1}{2} \left(\frac{f_{SYSCLKOUT}}{f_{PWM} * CLKDIV * HSPCLKDIV} \right) \quad (4.1)$$

$TBPRD$ is period register a 16 bit register so it can handle a maximum value of $(2^{16} - 1)$ or 65535, factor of half is used only for "up/down" mode for "up" or "down"

mode factor of half is to be removed. Where $f_{SYSCLKOUT}$ is system clock out frequency 150 MHz, f_{PWM} is required frequency of PWM signal, $CLKDIV$ is Clock division and $HSPCLKDIV$ is High speed clock division. For example to get PWM signal of 10 KHz following value is used, $CTRMODE = 2$, i.e "up/down" mode, $CLKDIV = 0$, i.e $f_{SYSCLKOUT}$ is divide by 1., $HSPCLKDIV = 1$, i.e $f_{SYSCLKOUT}$ is divide by 2, $f_{PWM} = 100KHz$ and $TBPRD = 375$ and for $f_{PWM} = 50KHz$ and $TBPRD = 750$.




Figure 4.4: Flow diagram of ePWM module

Table 4.3: Configuration Parameter for different ePWM module

<i>Module Name</i>	<i>Configuration Parameters</i>
Time-base module	<ul style="list-style-type: none"> ● Use to scale time-base clock (TBCLK) relative to the system clock (SYSCLKOUT). ● PWM time-base counter (TBCTR) frequency or period. ● Set the mode for the time-base counter, i.e count-up, count-down and count-up-down. ● Set phase difference between two ePWM module.
Counter-compare module	<ul style="list-style-type: none"> ● Set PWM duty cycle for output EPWMxA and/or output EPWMxB. ● Specify the time at which switching events occur on the EPWMxA or EPWMxB output.
Action-qualifier module	<ul style="list-style-type: none"> ● Specify the type of action taken when a time-base or counter-compare submodule event occurs, eg switch high, switch low, toggle or no action taken. ● Force the PWM output state through software control.
Dead-band module	<ul style="list-style-type: none"> ● Use to set rising edge delay or falling edge delay. ● Use to make traditional complementary dead band relationship between upper and lower switches.
PWM-chopper module	<ul style="list-style-type: none"> ● Use for high-frequency carrier signal to modulate the PWM waveform generated by the action-qualifier and dead-band sub modules. ● Set Programmable chopping (carrier) frequency .
Event-trigger module	<ul style="list-style-type: none"> ● Specify the tripping action taken when a fault occurs, i.e Force EPWMxA and/or EPWMxB to high, low, ignore trip condition or to high impedance state. ● Enable the trip-zone to initiate an interrupt.
Trip-zone module	<ul style="list-style-type: none"> ● Enable the ePWM events that will trigger an interrupt. ● Enable ePWM events that will trigger an ADC start-of-conversion event.

In Dead-band module ePWMxA is used as base signal to get Active High Complementary mode desired for pair of power switches in one phase. Value of DBRED and DBFED is adjusted to set rising edge delay and falling edge delay for ePWMxA and ePWMxB respectively. Value of DBRED/DBFED is calculate as follow:

$$DBRED = \frac{RequireRisingEdgeDelay}{TBCLK} \quad (4.2)$$

$$DBFED = \frac{RequireFallingEdgeDelay}{TBCLK} \quad (4.3)$$

for this project value of Dead-band is $4\mu s$ figure 4.5 shows actual dead-band of $4\mu s$ with Active High Complementary mode.




Figure 4.5: ePWM1A and ePWM1B in Active High Complementary mode with Dead-band of $4\mu s$.

ePWM trip zone module shown in figure 4.6 is used to sense over current fault signal generated by *AllegroTM ACS709* current sensor. Their are 6 trip-zone pin available that are sourced from GPIO MUX, But for this project single pin is used. Actually we have 4 current sensors and fault signal from all these four is Digitally ANDed by AND gate IC *SN74AS21* and output put of this AND gate is sent to DSC via trip-zone pin TZ6. In case of fault condition, which is ONE shot fault mode in this case, both eP-

WMxA and ePWMxB are forced to low state, where x= 1, 2 and 3 representing each phase of three phase inverter bridge.




Figure 4.6: Trip-zone module

4.5 Interrupt and ADC Initialization

F28335 has a total of 16 Interrupt line out of which two are "Non-Maskable" and rest 14 are "Maskable", which mean these are programmable. There are 96 possible source of interrupt which are grouped into 12 PIE-lines and 8 sources per line. To enable /disable individual source we have to program several group register which comes under peripheral interrupt expansion(PIE). For this project we used 3 interrupts, 1st is CPU timer interrupt used for hall sensor sensing and implementing commutation table, 2nd is ADC interrupt used to sense potentiometer reading which is used to adjust duty cycle of switching signal and 3rd is eCAPTURE interrupt used to capture time stamp of hall sensor on and off state, which is further used to measure speed of motor.

Cpu timer interrupt occur every $100\mu s$ which mean 10000 execution per sec. Max speed of motor is 1500 *RPM* i.e is 25 rotation per sec and there are six combination of hall sensor in a single cycle which mean hall sensor change 150 times per cycle which is very less in comparison to Cpu-timer interrupt execution, otherwise it will create problem in execution of commutation.

Analogue to digital converter is used to convert analogue value to digital value, F28335 is equipped with 16 dedicated input pins to measure analogue voltage in range of 0 to 3 volt and convert into digital number which can be calculated as follow:

$$V_{in} = \frac{D * (V_{REF+} - V_{REF-})}{2^n - 1} + V_{REF-} \quad (4.4)$$

$$V_{in} = \frac{D * 3}{4095}$$

where V_{in} represent input analogue voltage, V_{REF+} and V_{REF-} represent reference voltage used to limit analogue voltage range i.e is 3.0V and 0V for F28335, D represent Digital number for given input analogue voltage and n represent resolution of ADC converter i.e 12. Analogue to Digital Converter (ADC) module, figure 4.7, in F28335 has resolution of 12 bits with maximum conversion rate of 80ns. ADC can be initialize either by external trigger, software or by ePWM module. ADC can be configured in several operating mode which are combination of three basic mode named as sequencer mode, sampling mode and start mode. Sequencer mode is divided into two types cascaded sequencer mode (16 states) and dual sequencer mode (8 states) similarly sampling mode is divided into two ways sequential sampling (1 channel at a time) and simultaneous sampling (2 channels at a time) and start mode describe about type of sequence of mode used i.e single sequence mode (stop at end of sequence) or continuous sequence mode (wrap at end of sequence). For this project ADC is configured in cascade sequencer mode with sequential sampling in continuous mode of operation with *ePWM2A_SOC* as triggering mechanism.




Figure 4.7: ADC module in cascade sequencer mode.

4.6 Experimental Results With Resistive Load

In this section we will discuss about operation of three phase voltage source inverter with resistive load, typically in star connection. three phase voltage source inverter can be operated into two mode 1) 180° conduction mode and 2) 120° conduction mode. Main difference between these operation mode is of operating time in 180° conduction each MOSFET conduct for 180° where as in 120° conduction mode each MOSFET conducts for 120° . In 180° conduction mode three devices are active at a time where as in 120° conduction mode only two are active at time. Gating pulses for 180° conduction mode is given in following order 123, 234, 345, 456, 561 and 612 where as for 120° conduction mode it is 12, 23, 34, 45, 56 and 61 for converter whose switches whose switches are numbered as shown in figure 4.8:




Figure 4.8: Three phase inverter.

Inverter board is powered with DC power supply from *TDK – Lambda's GEN80–42* model. DSC is powered by laptop's USB port. Driver Board require three different type of voltage supply 3.3V with respect to DSC ground, 5V and 15V with respect to inverter ground all these three power supply is taken from another DC source from *Aplab* with proper grounding connection. Voltage is measured by differential probe from *AgilentTechnologies* and current is measured by *Tektronics's* current probe amplifier TCP300 and Digital storage oscilloscope (DSO) from *AgilentTechnologies* is used to view waveforms.

Figure 4.9 shows experimental waveform of line voltage V_{ab} and phase V_{an} obtain when three phase inverter is operated in 180° conduction mode with switching frequency of $50KHz$, and figure 4.10 shows waveform with switching frequency of $100KHz$.




Figure 4.9: Experimental line voltage V_{ab} and phase V_{an} in 180° conduction mode with switching frequency of $50KHz$.




Figure 4.10: Experimental line voltage V_{ab} and phase V_{an} in 180° conduction mode with switching frequency of $100KHz$.

Where as figure 4.11 shows ideal wave form of line voltage V_{ab} and phase V_{an} obtain when three phase inverter is operated in 180° conduction mode.




Figure 4.11: Ideal line voltage V_{ab} and phase V_{an} in 180° conduction mode.

Figure 4.12 show experimental waveform line voltage V_{ab} and line current i_a in 180° conduction mode with switching frequency of $50KHz$ and figure 4.13 shows waveform with switching frequency of $100KHz$.




Figure 4.12: experimental waveform line voltage V_{ab} and line current i_a in 180° conduction mode with switching frequency of 50KHz




Figure 4.13: Experimental waveform line voltage V_{ab} and line current i_a in 180° conduction mode with switching frequency of 100KHz

Where as figure 4.14 shows ideal wave form of line voltage V_{ab} and line current i_a obtain when three phase inverter is operated in 180° conduction mode.




Figure 4.14: Ideal line voltage V_{ab} and line current i_a in 180° conduction mode.

Figure 4.15 and 4.16 shows experimental line voltage V_{ab} and V_{bc} in 180° conduction mode with switching frequency of 50KHz and 50KHz respectively, with 120° phase shift.




Figure 4.15: Experimental waveform line voltage V_{ab} and V_{bc} in 180° conduction mode with switching frequency of 50KHz.




Figure 4.16: Experimental waveform line voltage V_{ab} and V_{bc} in 180° conduction mode with switching frequency of 100KHz.

To get variable AC voltage and variable frequency pulses width modulation (PWM) is used. There are different kind of PWM techniques, but Sine Pulse Width Modulation (SPWM) is mostly preferred. With proper switching it is possible to control the magnitude of lower order harmonics. 3 phase inverter is programmed to get sinusoidal current wave for with 50Hz frequency. Figure 4.17 experimental waveform for line voltage V_{ab} and phase current i_a and figure 4.18 show experimental waveform for Line voltage V_{ab} and phase voltage V_{an}




Figure 4.17: Line voltage V_{ab} and phase current i_a with SPWM technique.




Figure 4.18: Line voltage V_{ab} and Phase voltage V_{an}

4.7 Experimental Results For Motor Load

In this section we will discuss about results obtain by MATLAB simulation with actual hardware result. For three phase sensed BLDC motor used with rating of 24 Volts,

80 *Watts* and 1500 *RPM*.

Figure 4.19 show 120 degree flat region of back EMF-A and back EMF-B when motor is driven by mechanical input, time period of wave form is of 155ms where as top flat region contribute 55ms which is 2/3 of period and both wave form has a phase difference of 120 which is same as simulation result which shown in figure 4.20.




Figure 4.19: Trapezoidal Back EMF for A phase and B phase, hardware results.




Figure 4.20: Trapezoidal Back EMF for A phase and B phase, simulation result

Figure 4.21 show Back EMF-A versus hall-A which are is same as simulation result shown in figure 4.22. Hall sensor is used to sense position of rotor and appropriate phase is excited to get constant power output from motor. Hall sensor give high signal when top flat region of start and remain high till starting point of lower flat region.




Figure 4.21: Back EMF for A phase v/s Hall sensor A, hardware results.




Figure 4.22: Back EMF for A phase v/s Hall sensor A, simulation result

Figure 4.23 shows Hall-A and Hall-B when motor is running and figure 4.24 shows simulation result. Hall-A and Hall-B are 120° phase shifted with each hall sensor high

for 180° and low for another 180°




Figure 4.23: Hall-A sensor versus Hall-B sensor, hardware results.




Figure 4.24: Hall-A sensor versus Hall-B sensor, simulation result

Figure 4.25 shows switching of upper MOSFET of phase 1,2 and 3. It is observed that at a time only 2 phases are activated and lower MOSFET of these legs are in Active High Complementary mode as shown in figure 4.5.




Figure 4.25: Switching of upper MOSFET for phase 1, 2 and 3.

Figure 4.26 shows relation between line voltage V_{ab} and V_{bc} which are 120° phase shifted with respect to each other and figure 4.27 shows hall-A sensor signal with line

voltage V_{ab} .




Figure 4.26: Line Voltage V_{ab} versus line voltage V_{bc}




Figure 4.27: Hall-a signal versus line voltage V_{ab}

Figure 4.28 shows relationship between phase current for A-Phase and line voltage V_{ab} .




Figure 4.28: Phase A current versus line voltage V_{ab} .

CHAPTER 5

CONCLUSION

The thesis purpose was to design and implementation of three phase inverter for BLDC motor with sensored operation. A three phase inverter has been simulated, design, built and evaluated. Texas Instrument's TMS320f28335 DSC is used to implement algorithm for sensored operating mode, external potentiometer (which act as throttle) is used to change RPM of motor. Analogue voltage from potentiometer is sensed by ADC and according to that duty cycle of PWM is changed which in turn input voltage to BLDC motor.

Star connected resistive load is used to load the inverter in 180° conduction mode with switching frequency of 50KHz and 100KHz and experimental result is compared with ideal results. SPWM technique with frequency of 50Hz is also used to get sinusoidal output current and modulation index is varied by same potentiometer which is used to control speed of motor.

APPENDIX A

Driver Board Layout And Schematics

Figure A.1 board layout where as figure A.2 and figure A.3 shows schematic diagram for Driver board.




Figure A.1: Board layout for driver board in EAGLE Cad.




Figure A.2: Schematics for driver board in EAGLE Cad part1.




Figure A.3: Schematics for driver board in EAGLE Cad part2.

APPENDIX B

Power Board Layout And Schematics

Figure B.1 shows board layout and figure B.2 shows schematic diagram for Power board.




Figure B.1: Board layout for power board in EAGLE Cad.

APPENDIX C

C Code For Commutation Sequence For BLDC Motor

```
1#include "DSP2833x_Device.h"
2#include "math.h"
3// external function prototypes
4extern void InitSysCtrl(void);
5extern void InitPieCtrl(void);
6extern void InitPieVectTable(void);
7extern void InitCpuTimers(void);
8extern void ConfigCpuTimer(struct CPU_TIMER_VARS *, float, float);
9extern void InitAdc(void);
10// Prototype statements for functions found within this file.
11void Setup_adc(void);
12void call_dog1(void);
13void call_dog2(void);
14void Gpio_select(void);
15void Setup_ePWM(void);
16void Setup_eCAP(void);
17interrupt void cpu_timer0_isr(void);
18interrupt void adc_isr(void); // ADC End of Sequence ISR
19interrupt void eCAP1_isr(void);
20//-----
21#define deadband 300; // dead band of 4usec for both rise and fall
22unsigned int duty;
23int speed;
24int Omega=0;
25int Ha=0; //hall A 4Apwm
26int Hb=0; //hall B 5Apwm
27int Hc=0; //hall C 6Apwm
28int value=0; //for switch case
29//-----Main-Code-----
30void main(void)
31{
32    int counter=0; // binary counter for digital output
33    InitSysCtrl(); // Basic Core Init from DSP2833x_SysCtrl.c
34    EALLOW;
35    SysCtrlRegs.WDCR= 0x00AF; // Re-enable the watchdog
36    EDIS; // 0x00AF to NOT disable the Watchdog, Prescaler = 64
37    DINT; // Disable all interrupts
38    Gpio_select(); // GPIO9, GPIO11, GPIO34 and GPIO49 as output
39    Setup_ePWM(); // init of ePWM 1,2 and 3
40    Setup_eCAP(); // init eCAP1
41    InitPieCtrl(); // basic setup of PIE table; from DSP2833x_PieCtrl.c
42    InitPieVectTable(); // default ISR's in PIE
43    InitAdc(); // ADC initialize
```

```

44 Setup_adc();           // Adc setup
45 EALLOW;
46 PieVectTable.TINT0 = &cpu_timer0_isr;
47 PieVectTable.ADCINT = &adc_isr;
48 PieVectTable.ECAP1_INT= &eCAP1_isr;
49 EDIS;
50 InitCpuTimers(); // basic setup CPU Timer0, 1 and 2
51 ConfigCpuTimer(&CpuTimer0,150,100);
52 PieCtrlRegs.PIEIER1.bit.INTx7 = 1; // cpu timer in PIE group 1
53 PieCtrlRegs.PIEIER1.bit.INTx6 = 1; // ADC in PIE group 1
54 PieCtrlRegs.PIEIER4.bit.INTx1 = 1; // Enable ECAP1_INT in PIE group 4
55 IER |=9; // Enable INT4 and INT1
56 EINT;
57 ERTM;
58 CpuTimer0Regs.TCR.bit.TSS = 0; // start timer0
59 while(1)
60 {
61     while(CpuTimer0.InterruptCount == 0);
62     CpuTimer0.InterruptCount = 0;
63     EALLOW;
64     SysCtrlRegs.WDKEY = 0x55; // service WD #1
65     EDIS;
66     counter = counter + 1;
67     if(counter&1) GpioDataRegs.GPASET.bit.GPIO9 = 1;
68     else GpioDataRegs.GPACLEAR.bit.GPIO9 = 1;
69     if(counter&2) GpioDataRegs.GPASET.bit.GPIO11 = 1;
70     else GpioDataRegs.GPACLEAR.bit.GPIO11 = 1;
71     if(counter&4) GpioDataRegs.GPBSET.bit.GPIO34 = 1;
72     else GpioDataRegs.GPBCLEAR.bit.GPIO34 = 1;
73     if(counter&8) GpioDataRegs.GPBSET.bit.GPIO49 = 1;
74     else GpioDataRegs.GPBCLEAR.bit.GPIO49 = 1;
75 }
76}
77void call_dog1(void)
78{
79    EALLOW;
80    SysCtrlRegs.WDKEY = 0x55; // service WD #1
81    EDIS;
82}
83void call_dog2(void)
84{
85    EALLOW;
86    SysCtrlRegs.WDKEY = 0xAA; // service WD #1
87    EDIS;
88}
89void Gpio_select(void)
90{
91    EALLOW;
92    GpioCtrlRegs.GPAMUX1.all = 0; // GPIO15 ... GPIO0 = General Purpose I/O
93//-----EPWM activation start-----
94    GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 1; // ePWM1A active

```

```

95  GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 1; // ePWM1B active
96  GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1; // ePWM2A active
97  GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1; // ePWM2B active
98  GpioCtrlRegs.GPAMUX1.bit.GPIO4 = 1; // ePWM3A active
99  GpioCtrlRegs.GPAMUX1.bit.GPIO5 = 1; // ePWM3B active
100 //-----EPWM ACTIVATION END-----
101  GpioCtrlRegs.GPAMUX2.all = 0; // GPIO31 ... GPIO16 = General Purpose I/O
102 //-----tripzone-----
103  GpioCtrlRegs.GPAMUX2.bit.GPIO17 = 3; // GPIO17 as /TZ6 trip zone
104 //-----tripzone end-----
105 //-----HALL ACTIVATION START-----
106  GpioCtrlRegs.GPAMUX1.bit.GPIO6 = 0; // hall A EPWM4A
107  GpioCtrlRegs.GPAMUX1.bit.GPIO8 = 0; // hall B EPWM5A
108  GpioCtrlRegs.GPAMUX1.bit.GPIO10 = 0; // hall C EPWM6A
109  GpioCtrlRegs.GPAMUX2.bit.GPIO24 = 1; // eCAP1 active using to measure speed of motor
110 //-----HALL ACTIVATION END-----
111  GpioCtrlRegs.GPBMUX1.all = 0; // GPIO47 ... GPIO32 = General Purpose I/O
112  GpioCtrlRegs.GPBMUX2.all = 0; // GPIO63 ... GPIO48 = General Purpose I/O
113  GpioCtrlRegs.GPCMUX1.all = 0; // GPIO79 ... GPIO64 = General Purpose I/O
114  GpioCtrlRegs.GPCMUX2.all = 0; // GPIO87 ... GPIO80 = General Purpose I/O
115 //-----Led activation start-----
116  GpioCtrlRegs.GPADIR.all = 0;
117  GpioCtrlRegs.GPADIR.bit.GPIO9 = 1; // peripheral explorer: LED LD1 at GPIO9
118  GpioCtrlRegs.GPADIR.bit.GPIO11 = 1; // peripheral explorer: LED LD2 at GPIO11
119  GpioCtrlRegs.GPADIR.bit.GPIO6 = 0; // hall A EPWM4A INPUT MODE
120  GpioCtrlRegs.GPADIR.bit.GPIO8 = 0; // hall B EPWM5A INPUT MODE
121  GpioCtrlRegs.GPADIR.bit.GPIO10 = 0; // hall C EPWM6A INPUT MODE
122  GpioCtrlRegs.GPBDIR.all = 0; // GPIO63-32 as inputs
123  GpioCtrlRegs.GPBDIR.bit.GPIO34 = 1; // peripheral explorer: LED LD3 at GPIO34
124  GpioCtrlRegs.GPBDIR.bit.GPIO49 = 1; // peripheral explorer: LED LD4 at GPIO49
125  GpioCtrlRegs.GPCDIR.all = 0; // GPIO87-64 as inputs
126 //-----Led activation end-----
127  EDIS;
128 }
129 void Setup_ePWM(void)
130 {
131     //notes:
132     // 1A and 1B for 1st leg up and down respectively.
133     // 2A and 2B for 2nd leg up and down respectively.
134     // 3A and 3B for 3rd leg up and down respectively.
135 //-----PWM1 SETTING START-----
136  EPwm1Regs.TBCTL.bit.CLKDIV = 0; // CLKDIV = 1
137  EPwm1Regs.TBCTL.bit.HSPCLKDIV = 1; // HSPCLKDIV = 2
138  EPwm1Regs.TBCTL.bit.CTRMODE = 2; // up - down mode
139  EPwm1Regs.AQCTLA.all = 0x0090; // set ePWM1A on CMPA up AND clear ePWM1A on CMPA
    down
140  EPwm1Regs.AQCTLB.all = 0;
141  EPwm1Regs.TBPRD = 3750; // 10KHz - PWM signal
142  EPwm1Regs.CMPA.half.CMPA = 375; // (Uint16)SIN; //duty cycle first
143  EPwm1Regs.DBCTL.all = 11; // use to get 1A and its complementry 1B (AHC mode)
144  EPwm1Regs.DBFED = deadband; // DEAD BAND FOR FALLING EDGE 10uSEC= TBCLK*DBFED

```

```

145 EPwm1Regs.DBRED= deadband;          // DEAD BAND FOR RISING EDGE 10uSEC= TBCLK*DBFED
146 //-----PWM1 SETTING END-----
147 //-----PWM2 SETTING START-----
148 EPwm2Regs.TBCTL.bit.CLKDIV = 0;  // CLKDIV = 1
149 EPwm2Regs.TBCTL.bit.HSPCLKDIV = 1;  // HSPCLKDIV = 2
150 EPwm2Regs.TBCTL.bit.CTRMODE = 2;  // up - down mode
151 EPwm2Regs.AQCTLA.all = 0x0090;  // set ePWM2A on CMPA up AND clear ePWM2A on CMPA
    down
152 EPwm2Regs.AQCTLB.all = 0;
153 EPwm2Regs.TBPRD = 3750;          // 10KHz - PWM signal
154 EPwm2Regs.CMPA.half.CMPA = 375; //(Uint16)SIN;  // duty cycle first
155 EPwm2Regs.DBCTL.all= 11;          // use to get 2A and its complementry 2B (AHC mode)
156 EPwm2Regs.DBFED= deadband;          // DEAD BAND FOR FALLING EDGE 10uSEC= TBCLK*DBFED
157 EPwm2Regs.DBRED= deadband;          // DEAD BAND FOR RISING EDGE 10uSEC= TBCLK*DBFED
158 //-----PWM2 SETTING END-----
159 //-----PWM3 SETTING START-----
160 EPwm3Regs.TBCTL.bit.CLKDIV = 0;  // CLKDIV = 1
161 EPwm3Regs.TBCTL.bit.HSPCLKDIV = 1;  // HSPCLKDIV = 2
162 EPwm3Regs.TBCTL.bit.CTRMODE = 2;  // up - down mode
163 EPwm3Regs.AQCTLA.all = 0x0090;  // set ePWM3A on CMPA up AND clear ePWM3A on CMPA
    down
164 EPwm3Regs.AQCTLB.all = 0;
165 EPwm3Regs.TBPRD = 3750;          // 10KHz - PWM signal
166 EPwm3Regs.CMPA.half.CMPA = 375; //(Uint16)SIN;  // duty cycle first
167 EPwm3Regs.DBCTL.all= 11;          // use to get 3A and its complementry 3B (AHC mode)
168 EPwm3Regs.DBFED= deadband;          // DEAD BAND FOR FALLING EDGE 10uSEC= TBCLK*DBFED
169 EPwm3Regs.DBRED= deadband;          // DEAD BAND FOR RISING EDGE 10uSEC= TBCLK*DBFED
170 //-----PWM3 SETTING END-----
171 //-----Phase shifting-----
172 EPwm1Regs.TBCTL.bit.SYNCOSEL = 1;  // generate a syncout if CTR = 0
173 EPwm2Regs.TBCTL.bit.PHSEN = 1;  //disable // enable phase shift for ePWM2
174 EPwm2Regs.TBCTL.bit.SYNCOSEL = 0;  // syncin = syncout
175 EPwm2Regs.TBPHS.half.TBPHS = 0;  // control by hall sensor
176 EPwm3Regs.TBCTL.bit.PHSEN = 1;  //disable// enable phase shift for ePWM3
177 //EPwm3Regs.TBCTL.bit.SYNCOSEL = 0;  // syncin = syncout
178 EPwm3Regs.TBPHS.half.TBPHS = 0;
179 //-----phase shift end-----
180 //-----trip-zone start(protected)-----
181 EALLOW;
182 EPwm1Regs.TZCTL.bit.TZA = 2;  // force ePWM1A to zero
183 EPwm1Regs.TZCTL.bit.TZB = 2;  // force ePWM1B to zero
184 EPwm1Regs.TZSEL.bit.OSHT6 = 1;  // select TZ6 as one shot over current source
185 EPwm2Regs.TZCTL.bit.TZA = 2;  // force ePWM1A to zero
186 EPwm2Regs.TZCTL.bit.TZB = 2;  // force ePWM1B to zero
187 EPwm2Regs.TZSEL.bit.OSHT6 = 1;  // select TZ6 as one shot over current source
188 EPwm3Regs.TZCTL.bit.TZA = 2;  // force ePWM1A to zero
189 EPwm3Regs.TZCTL.bit.TZB = 2;  // force ePWM1B to zero
190 EPwm3Regs.TZSEL.bit.OSHT6 = 1;  // select TZ6 as one shot over current source
191 EDIS;
192 //-----trip-zone end(protected)-----
193 //-----for adc intrupt-----

```

```

194 EPwm2Regs.ETPS.all = 0x0100;      // Configure ADC start by ePWM2
195 /*
196 bit 15-14    00:    EPWMxSOCB, read-only
197 bit 13-12    00:    SOCBPRD, don't care
198 bit 11-10    00:    EPWMxSOCA, read-only
199 bit 9-8      01:    SOCAPRD, 01 = generate SOCA on first event
200 bit 7-4      0000:   reserved
201 bit 3-2      00:    INTCNT, don't care
202 bit 1-0      00:    INTPRD, don't care
203 */
204 EPwm2Regs.ETSEL.all = 0x0A00;      // Enable SOCA to ADC
205 /*
206 bit 15       0:     SOCBEN, 0 = disable SOCB
207 bit 14-12    000:   SOCBSEL, don't care
208 bit 11       1:     SOCAEN, 1 = enable SOCA
209 bit 10-8     010:   SOCASEL, 010 = SOCA on PRD event
210 bit 7-4      0000:   reserved
211 bit 3        0:     INTEN, 0 = disable interrupt
212 bit 2-0      000:   INTSEL, don't care
213 */
214 //-----
215 }
216 void Setup_adc(void)
217 {
218     AdcRegs.ADCTRL1.all = 0;        // Reset ADC reg
219     AdcRegs.ADCTRL1.bit.ACQ_PS = 7; // 7 = 8 x ADCCLK
220     AdcRegs.ADCTRL1.bit.SEQ_CASC = 1; // 1=cascaded sequencer
221     AdcRegs.ADCTRL1.bit.CPS = 0;    // divide by 1
222     AdcRegs.ADCTRL1.bit.CONT_RUN = 0; // stops after reaching end of sequence
223     AdcRegs.ADCTRL2.all = 0;        // Reset ADC reg
224     AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // 1=enable SEQ1 interrupt
225     AdcRegs.ADCTRL2.bit.EPWM_SOCA_SEQ1 = 1; // 1=SEQ1 start from ePWM_SOCA trigger
226     AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0; // 0= interrupt after every end of sequence
227     AdcRegs.ADCTRL3.bit.SMODE_SEL = 0; // SEQUENTIAL
228     AdcRegs.ADCTRL3.bit.ADCCLKPS = 3; // ADC clock: FCLK = HSPCLK / 2 * ADCCLKPS,
        HSPCLK = 75MHz (see DSP2833x_SysCtrl.c) and FCLK = 12.5 MHz
229     AdcRegs.ADCMAXCONV.all = 0;      // max no of conversion( 1 here )
230     AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0; // Setup ADCINA0 as 1st SEQ1 conv. //
        frequency (5-70)
231     AdcRegs.ADCTRL2.bit.RST_SEQ1 = 0x1; // Reset sequencer
232 }
233 void Setup_eCAP(void)
234 {
235 //-----
236 //--- Configure eCAP unit for capture
237 //-----
238 ECap1Regs.ECEINT.all = 0;          // Disable all eCAP interrupts
239 ECap1Regs.ECCTL1.bit.CAPLDEN = 0;  // Disabled loading of capture results
240 ECap1Regs.ECCTL2.bit.TSCTRSTOP = 0; // Stop the counter
241 ECap1Regs.TSCTR = 0;               // Clear the counter
242 ECap1Regs.CTRPHS = 0;              // Clear the counter phase register

```

```

243 ECap1Regs.ECCTL1.all = 0x01EE;          // ECAP control register 1
244 ECap1Regs.ECCTL2.all = 0x0096;          // ECAP control register 2
245 ECap1Regs.ECEINT.all = 0x0006;          // Enable desired eCAP interrupts
246 }
247 //-----ISR Start-----
248
249 interrupt void cpu_timer0_isr(void)
250 {
251     CpuTimer0.InterruptCount++;
252     speed= 0.9157509*duty; // =3750*duty/4095directly prop to out voltage
253     Ha=GpioDataRegs.GPADAT.bit.GPIO6;
254     Hb=GpioDataRegs.GPADAT.bit.GPIO8;
255     Hc=GpioDataRegs.GPADAT.bit.GPIO10;
256     value = (4*(Ha)+2*(Hb)+1*(Hc)); // hall signal converted to case no HA-1, Hb-2 ,
        HC-no tape
257     if (1) //value==0)
258     {
259         switch(value)
260         {
261             case 0:
262                 EPwm1Regs.AQCTLA.all = 0x0000; //normal case drive upper mosfet
263                 EPwm2Regs.AQCTLA.all = 0x0000; //normal case drive upper mosfet
264                 EPwm3Regs.AQCTLA.all = 0x0000; //normal case drive upper mosfet
265                 EPwm1Regs.DBCTL.all= 3;
266                 EPwm2Regs.DBCTL.all=3;
267                 EPwm3Regs.DBCTL.all= 3;
268                 break;
269             case 1:
270                 EPwm1Regs.CMPA.half.CMPA = 0;//(Uint16)speed; //(Uint16)SIN; //duty cycle
                    first
271                 EPwm2Regs.CMPA.half.CMPA = (Uint16)speed; //(Uint16)SIN; // duty cycle
                    first
272                 EPwm3Regs.CMPA.half.CMPA = (Uint16)speed; //(Uint16)SIN; // duty cycle
                    first
273                 EPwm1Regs.AQCTLA.all = 0x0090; //xxxxxnormal case drive upper mosfet
274                 EPwm2Regs.AQCTLA.all = 0x0060; //normal case drive upper mosfet
275                 EPwm3Regs.AQCTLA.all = 0x0090; // normal case drive upper mosfet
276                 EPwm1Regs.DBCTL.all= 3;//0;//3;
277                 EPwm2Regs.DBCTL.all=11;
278                 EPwm3Regs.DBCTL.all=11;
279                 break;
280             case 2:
281                 EPwm1Regs.CMPA.half.CMPA = (Uint16)speed; //(Uint16)SIN; //duty cycle
                    first
282                 EPwm2Regs.CMPA.half.CMPA = (Uint16)speed; //(Uint16)SIN; // duty cycle
                    first
283                 EPwm3Regs.CMPA.half.CMPA = 0;//(Uint16)speed; //(Uint16)SIN; // duty
                    cycle first
284                 EPwm1Regs.AQCTLA.all = 0x0060; //normal case drive upper mosfet
285                 EPwm2Regs.AQCTLA.all = 0x0090; // normal case drive upper mosfet
286                 EPwm3Regs.AQCTLA.all = 0x0090; //xxxxxnormal case drive upper mosfet

```



```

287     EPwm1Regs.DBCTL.all= 11;
288     EPwm2Regs.DBCTL.all= 11;
289     EPwm3Regs.DBCTL.all= 3;//0;//3;
290     break;
291 case 3:
292     EPwm1Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    //duty cycle
           first
293     EPwm2Regs.CMPA.half.CMPA =0;//(Uint16)speed; //(Uint16)SIN;    // duty cycle
           first
294     EPwm3Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    // duty cycle
           first
295     EPwm1Regs.AQCTLA.all = 0x0060;    //normal case drive upper mosfet
296     EPwm2Regs.AQCTLA.all = 0x0090;    //xxxxnormal case drive upper mosfet
297     EPwm3Regs.AQCTLA.all = 0x0090;    //normal case drive upper mosfet
298     EPwm1Regs.DBCTL.all= 11;
299     EPwm2Regs.DBCTL.all= 3;//0;//3;
300     EPwm3Regs.DBCTL.all= 11;
301     break;
302 case 4:
303     EPwm1Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    //duty cycle
           first
304     EPwm2Regs.CMPA.half.CMPA =0;//(Uint16)speed; //(Uint16)SIN;    // duty cycle
           first
305     EPwm3Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    // duty cycle
           first
306     EPwm1Regs.AQCTLA.all = 0x0090;    //normal case drive upper mosfet
307     EPwm2Regs.AQCTLA.all = 0x0090;    //xxxxnormal case drive upper mosfet
308     EPwm3Regs.AQCTLA.all = 0x0060;    //normal case drive upper mosfet
309     EPwm1Regs.DBCTL.all= 11;
310     EPwm2Regs.DBCTL.all= 3;//0;//3;
311     EPwm3Regs.DBCTL.all= 11;
312     break;
313 case 5:
314     EPwm1Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    //duty cycle
           first
315     EPwm2Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    // duty cycle
           first
316     EPwm3Regs.CMPA.half.CMPA =0;// (Uint16)speed;  //(Uint16)SIN;    // duty
           cycle first
317     EPwm1Regs.AQCTLA.all = 0x0090;    //normal case drive upper mosfet
318     EPwm2Regs.AQCTLA.all = 0x0060;    //normal case drive upper mosfet
319     EPwm3Regs.AQCTLA.all = 0x0090;    //xxxxnormal case drive upper mosfet
320     EPwm1Regs.DBCTL.all= 11;
321     EPwm2Regs.DBCTL.all= 11;
322     EPwm3Regs.DBCTL.all= 3;//0;//3;
323     break;
324 case 6:
325     EPwm1Regs.CMPA.half.CMPA = 0;//(Uint16)speed;  //(Uint16)SIN;    //duty cycle
           first
326     EPwm2Regs.CMPA.half.CMPA = (Uint16) speed;  //(Uint16)SIN;    // duty cycle
           first

```

```

327     EPwm3Regs.CMPA.half.CMPA = (Uint16)speed;  //(Uint16)SIN;    // duty cycle
           first
328     EPwm1Regs.AQCTLA.all = 0x0090;    //xxxxnormal case drive upper mosfet
329     EPwm2Regs.AQCTLA.all = 0x0090;    //normal case drive upper mosfet
330     EPwm3Regs.AQCTLA.all = 0x0060;    //normal case drive upper mosfet
331     EPwm1Regs.DBCTL.all= 3;//0;//3;
332     EPwm2Regs.DBCTL.all= 11;
333     EPwm3Regs.DBCTL.all= 11;
334     break;
335     case 7:
336         EPwm1Regs.AQCTLA.all = 0x0000;    //do nothing
337         EPwm2Regs.AQCTLA.all = 0x0000;    //do nothing
338         EPwm3Regs.AQCTLA.all = 0x0000;    //do nothing
339         EPwm1Regs.DBCTL.all= 3;
340         EPwm2Regs.DBCTL.all= 3;
341         EPwm3Regs.DBCTL.all= 3;
342         break;
343     }
344     call_dog2();
345     PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
346 }
347 else
348 {
349     EPwm1Regs.CMPA.half.CMPA = 1850;//(Uint16)SIN;    //duty cycle first
350     EPwm2Regs.CMPA.half.CMPA = 1850;//(Uint16)SIN;    // duty cycle first
351     EPwm3Regs.CMPA.half.CMPA = 1850;//(Uint16)SIN;    // duty cycle first
352     call_dog2();
353     PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
354 }
355 }
356 interrupt void adc_isr(void)
357 {
358     duty = AdcMirror.ADCRESULT0;    // store results global
359     AdcRegs.ADCTRL2.bit.RST_SEQ1 = 1;    // Reset SEQ1 for next adc sequence
360     AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1;    // Clear INT SEQ1 bit
361     call_dog2();
362     PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; // Acknowledge interrupt to PIE
363 }
364 interrupt void eCAP1_isr(void)
365 {
366     ECAP1Regs.ECCLR.bit.INT = 1;    // Clear the eCAP1 interrupt flag
367     ECAP1Regs.ECCLR.bit.CEVT1 = 1;    // Clear the CEVT1 flag
368     ECAP1Regs.ECCLR.bit.CEVT2 = 1;    // Clear the CEVT2 flag
369     ECAP1Regs.ECCLR.bit.CEVT3 = 1;    // Clear the CEVT3 flag
370     ECAP1Regs.ECCLR.bit.CEVT4 = 1;    // Clear the CEVT4 flag
371     // speed of motor using ecap time capture method
372     Omega = (20/((int32)ECAP1Regs.CAP2 + (int32)ECAP1Regs.CAP4));
373     PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; // Must acknowledge the PIE group 4
374 }

```

LIST OF PAPERS BASED ON THESIS

1. T.J.E.Miller, "*Brushless Permanent-Magnet And Reluctance Motor Driver*," Oxford University Press, New york, 1989.
2. Bimal K.Bose, "*Modern power electronics and AC drives*", Prentice Hall, Upper Saddle River, New Jersey, 2005.
3. Jian Zhao/Yangwei Yu, "*Brushless DC Motor Fundamentals Application Note*", AN047, Monolithic Power, July 2011.
4. Yedale Padmaraja., "*Brushless DC Motor Fundamentals*", AN885, Microchip Technology Inc, 2003.
5. K. Safala and T.Teja Sreenu, "*A Novel DSP Controller Based Position And Speed Control of BLDC Motor on MATLAB and SIMULINK*", Advances in Electrical and Computer Engineering ISSN: 1582-7445.
6. Vandana Govindan T.K, Anish Gopinath and S.Thomas George, "*DSP based Speed Control of Permanent Magnet Brushless DC Motor*", IJCA Special Issue on Computational Science - New Dimensions and Perspectives, NCCSE, 2011.
7. Petr Staszko, "*Three-Phase BLDC Sensorless Motor Control Application*", DRM144, Freescale Semiconductor, Feb 2014.
8. Bilal Akin and Manish Bhardwaj, "*Trapezoidal Control of BLDC Motors Using Hall Effect Sensors*", SPRABQ6, Texas Instruments, July 2013.
9. Texas Instruments, "*TMS320F28335, F28334, F28332 Digital Signal Controllers (DSCs) Data Manual*", SPRS439M, June 2007 Revised August 2012.
10. Texas Instruments, "*TMS320x28xx, 28xxx Peripheral Reference Guide*", SPRU566L, June 2003 Revised June 2015.
11. Texas Instruments, "*TMS320x2833x, 2823x System Control and Interrupts*", SPRUFB0D September 2007 Revised March 2010.
12. Texas Instruments, "*TMS320x2833x, 2823x Enhanced Pulse Width Modulator (ePWM) Module*", SPRUG04A, October 2008 Revised July 2009.
13. Texas Instruments, "*TMS320x2833x, 2823x Enhanced Capture (eCAP) Module*", SPRUFG4A, August 2008 Revised June 2009.
14. Texas Instruments, "*TMS320x2833x Analog-to-Digital Converter (ADC) Module*", SPRU812A, September 2007 Revised October 2007.